

# The Design and Implementation of Message Passing Services for the BlueGene/L Supercomputer

George Almási<sup>1</sup>, Charles Archer<sup>2</sup>, José G. Castaños<sup>1</sup>, John Gunnels<sup>1</sup>, C. Chris Erway<sup>1</sup>, Philip Heidelberg<sup>1</sup>, Xavier Martorell<sup>1</sup>, José E. Moreira<sup>1</sup>, Kurt Pinnow<sup>2</sup>, Joe Ratterman<sup>2</sup>, Burkhard Steinmacher-burow<sup>1</sup>, William Gropp<sup>3</sup>, and Brian Toonen<sup>3</sup>

<sup>1</sup> IBM Thomas J. Watson Research Center

Yorktown Heights, NY 10598-0218

{gheorghe, castanos, gunnels, cerway, philip, xavim, jmoreira, steinmac}@us.ibm.com

<sup>2</sup> IBM Systems Group

Rochester, MN 55901

{archerc, kwp, jratt}@us.ibm.com

<sup>3</sup> Mathematics and Computer Science Division, Argonne National Laboratory

Argonne, IL 60439

{gropp, toonen}@mcs.anl.gov

**Abstract.** The BlueGene/L supercomputer, with 65,536 dual-processor compute nodes, was designed from the group up to support efficient execution of massively parallel message passing programs. Part of this support is an optimized implementation of MPI that leverages the hardware features of BlueGene/L. MPI for BlueGene/L is implemented on top of a more basic message-passing infrastructure called the message layer. This message layer can be used both to implement other higher-level libraries and directly by applications. MPI and the message layer are used in the two modes of operation of BlueGene/L: coprocessor mode and virtual node mode. Performance measurements show that our message-passing services deliver performance close to the hardware limits of the machine. They also show that dedicating one of the processors of a node to communication functions (coprocessor mode) greatly improves the message-passing bandwidth, whereas running two processes per compute node (virtual node mode) can have a positive impact on application performance.

## 1 Introduction

The BlueGene/L supercomputer is a new massively parallel system being developed by IBM in partnership with Lawrence Livermore National Laboratory (LLNL). BlueGene/L uses system-on-a-chip integration [5] and a highly scalable architecture [2] to assemble a machine with 65,536 dual-processor compute nodes. When operating at its target frequency of 700 MHz, BlueGene/L will deliver 180 or 360 Teraops of peak computing power, depending on its mode of operation. BlueGene/L is targeted to become operational in early 2005.

Each BlueGene/L compute node can address only its local memory, making message passing the natural programming model for the machine. This paper describes how

we designed and implemented application-level message passing services for BlueGene/L. The services include both an implementation of MPI [12] as well as a more basic message-passing infrastructure called the *message layer*.

Our starting point for MPI on BlueGene/L [3] is the MPICH2 library [1], from Argonne National Laboratory. MPICH2 is architected with a portability layer called the Abstract Device Interface, version 3 (ADI3), which simplifies the job of porting it to different architectures. With this design, we could focus on optimizing the constructs that were of importance to BlueGene/L.

MPI for BlueGene/L was built on top of the BlueGene/L message layer. This lower-level message passing library is specific to BlueGene/L, with an architecture that closely reflects the hardware architecture of the machine. The message layer was designed to support the implementation of higher-level libraries, such as MPI. However, it can also be used directly by application programs that want to have a more direct path to hardware features.

BlueGene/L is a feature-rich machine. A good implementation of message passing services in BlueGene/L needs to leverage those features to deliver high-performance communication services to applications. The BlueGene/L compute nodes are interconnected by two high-speed networks: a three-dimensional torus network that supports direct point-to-point communication and a tree network with support for broadcast and reduction operations. Those networks are mapped to the address space of user processes and can directly be used by a message passing library. We will show how we architected our message passing implementation to take advantage of both memory mapped networks.

Another important architectural feature of BlueGene/L is its dual-processor compute nodes. A compute node can operate in one of two modes. In *coprocessor mode*, a single process, spanning the entire memory of the node, can use both processors by running one thread on each processor. In *virtual node mode*, two single-threaded processes, each using half of the memory of the node, run on one compute node, with each process bound to one processor. This creates the need for two modes in our message passing services, with different performance impacts.

We validate our MPI implementation on BlueGene/L by analyzing the performance of various benchmarks on 32- and 512-node prototypes. The prototypes were built using second-generation BlueGene/L chips operating at 700 MHz. We use microbenchmarks to assess how well MPI performs compared to the limits of the hardware and how different modes of operation within MPI compare to each other. We use the NAS Parallel Benchmarks to demonstrate the benefits of virtual node mode when executing computation-intensive benchmarks. Although the focus of our performance study is on MPI, as that is what most applications will use, we also report results measured directly on the message layer. These results help us quantify the overheads imposed by MPI and provide guidance for future implementations of other higher-level libraries.

The rest of this paper is organized as follows. Section 2 presents an overview of the hardware and software architectures of BlueGene/L. Section 3 discusses those details of BlueGene/L hardware and software that were particularly influential to our MPI implementation. Section 4 presents the architecture of our MPI implementation. Section 5 describes the basic architecture of the BlueGene/L message layer, while Sections 6 and

7 focus on point-to-point and collective operations in the message layer, respectively. Section 8 describes and discusses the experimental results on the prototype machines that validate our approach. Finally, Section 9 contains our conclusions.

## 2 An overview of the the BlueGene/L supercomputer

The BlueGene/L hardware [2] and system software [4] have been extensively described elsewhere. In this section we present a short summary of the BlueGene/L architecture to serve as background to the following sections.

The 65,536 compute nodes of BlueGene/L are based on a custom system-on-a-chip design that integrates embedded low power processors, high performance network interfaces, and embedded memory. The low power characteristics of this architecture permit a very dense packaging. One air-cooled BlueGene/L rack contains 1024 compute nodes (2048 processors) with a peak performance of 5.7 Teraops.

The BlueGene/L chip incorporates two standard 32-bit embedded PowerPC 440 processors with private L1 instruction and data caches, a small 2 kB L2 cache/prefetch buffer and 4 MB of embedded DRAM, which can be partitioned between shared L3 cache and directly addressable memory. A compute node also incorporates 512MB of DDR memory.

The standard PowerPC 440 cores are not designed to support multiprocessor architectures: the L1 caches are not coherent and the processor does not implement atomic memory operations. To overcome these limitations BlueGene/L provides a variety of custom synchronization devices in the chip such as the lockbox (a limited number of memory locations for fast atomic test-and-sets and barriers) and 16 KB of shared SRAM.

Each processor is augmented with a dual floating-point unit consisting of two 64-bit floating-point units operating in parallel. The dual floating-point unit contains two  $32 \times 64$ -bit register files, and is capable of dispatching two fused multiply-adds in every cycle, i.e. 2.8 GFlops/s per node at the 700 MHz target frequency. When both processors are used, the peak performance is doubled to 5.6 GFlops/s.

In addition to the 65,536 compute nodes, BlueGene/L contains a variable number of I/O nodes (1 I/O node to 64 compute nodes in the current configuration) that connect the computational core with the external world. We call the collection formed by one I/O node and its associated compute nodes a processing set. Compute and I/O nodes are built using the same BlueGene/L chip, but I/O nodes have the Ethernet network enabled.

The main network used for point-to-point messages is the *torus*. Each compute node is connected to its 6 neighbors through bi-directional links. The 64 racks in the full BlueGene/L system form a  $64 \times 32 \times 32$  three-dimensional torus. The network hardware guarantees reliable, deadlock free delivery of variable length packets.

The *tree* is a configurable network for high performance broadcast and reduction operations, with a latency of 2.5 microseconds for a 65,536-node system. It also provides point-to-point capabilities. The *global interrupt* network provides configurable OR wires to perform full-system hardware barriers in 1.5 microseconds

All the torus, tree and global interrupt links between midplanes (a 512-compute node unit of allocation) are wired through a custom link chip that performs redirection of signals. The link chips provide isolation between independent partitions while maintaining fully connected networks within a partition.

**BlueGene/L system software architecture:** User application processes run exclusively on compute nodes under the supervision of a custom Compute Node Kernel (CNK). The CNK is a simple, minimalist runtime system written in approximately 5000 lines of C++ that supports a single application running by a single user in each BG/L node. It provides exactly two threads running one on each PPC440 processor. The CNK does not require or provide scheduling and context switching. Physical memory is statically mapped, protecting a few kernel regions from user applications. Porting scientific applications to run into this new kernel has been a straightforward process because we provide a standard Glibc runtime system with most of the Posix system calls.

Many of the CNK system calls are not directly executed in the compute node, but are function shipped through the tree to the I/O node. For example, when a user application performs a write system call, the CNK sends tree packets to the I/O node managing the processing set. The packets are received on the I/O node by a daemon called *ciod*. This daemon buffers the incoming packets, performs a Linux write system call against a mounted filesystem, and returns the status information to the CNK through the tree. The daemon also handles job start and termination on the compute nodes.

I/O nodes run the standard PPC Linux operating system and implement I/O and process control services for the user processes running on the compute nodes. We mount a small ramdisk with system utilities to provide a root filesystem.

The system is complemented by a control system implemented as a collection of processes running in an external computer. All the visible state of the BlueGene/L machine is maintained in a commercial database. We have modified the BlueGene/L middleware (such as LoadLeveler and *mpirun*) to operate through the *ciod* system rather than launching individual daemons on all the nodes.

### 3 Hardware and system software impact on MPI implementation

In this section we present a detailed discussion of the BlueGene/L features that have a significant impact on the MPI implementation.

**The torus network** guarantees deadlock-free delivery of packets. Packets are routed on an individual basis, using one of two routing strategies: a *deterministic* routing algorithm, in which all packets follow the same path along the  $x, y, z$  dimensions (in this order); and a minimal *adaptive* routing algorithm, which permits better link utilization but allows consecutive packets to arrive at the destination out of order.

**Efficiency:** The torus packet length is between 32 and 256 bytes in multiples of 32. The first 16 bytes of every packet contain destination, routing and software header information. Therefore, only 240 bytes of each packet can be used as payload. For every 256 bytes injected into the torus, 14 additional bytes traverse the wire with CRCs etc. Thus the efficiency of the torus network is  $\eta = \frac{240}{270} = 89\%$ .

**Link bandwidth:** Each link delivers two bits of raw data per CPU cycle (0.25 Bytes/cycle), or  $\eta \times 0.25 = 0.22$  Bytes/cycle of payload data. This translates into 154 MBytes/s/link at the target 700 MHz frequency.

**Per-node bandwidth:** Adding up the raw bandwidth of the 6 incoming + 6 outgoing links on each node, we obtain  $12 \times 0.25 = 3$  bytes/cycle per node. The corresponding bidirectional payload bandwidth is 2.64 bytes/cycle/node.

**Reliability:** The network guarantees reliable packet delivery. In any given link, it resends packets with errors, as detected by the CRC. Irreversible packet losses are considered catastrophic and stop the machine. The communication library considers the machine to be completely reliable.

**Network ordering semantics:** MPI ordering semantics enforce the order in which incoming messages are matched against the queue of posted messages. Adaptively routed packets may arrive out of order, forcing the MPI library to reorder them before delivery. Packet re-ordering is expensive because it involves memory copies and requires packets to carry additional sequence and offset information. On the other hand, deterministic routing leads to more network congestion and increased message latency even on lightly used networks.

**The tree network** serves a dual purpose. It is designed to perform MPI collective operations efficiently, but it is also the main mechanism for communication between I/O and compute nodes. The tree supports point-to-point messages of fixed length (256 bytes), delivering 4 bits of raw data per CPU cycle (350 Mbytes/s). It has reliability guarantees identical to the torus.

**Efficiency:** The tree packet length is fixed at 256 bytes, all which can be used for payload. 10 additional bytes are used with each packet for operation control and link reliability. Thus, the efficiency of the tree network is  $\eta = \frac{256}{266} = 96\%$ .

**Collective operations:** An ALU in the tree network hardware can combine incoming and local packets using bitwise and integer operations, and forward the resulting packet along the tree. Floating-point reductions can be performed in two phases, one to calculate the maximum exponent and another to add the normalized mantissas.

**Packet routing** on the tree network is based on packet classes. Tree network configuration is a global operation that requires the configuration of all nodes in a job partition. For that reason we only support operations on MPI\_COMM\_WORLD.

**CPU/network interface:** The torus, tree and barrier networks are partially mapped into user-space memory. Torus and tree packets are read and written with special 16-byte SIMD load and store instructions of the custom FPUs.

**Alignment:** The SIMD load and store instructions used to read and write network packets require that memory accesses be aligned to a 16 byte boundary. The MPI library does not have control over the alignment of user buffers. In addition, the sending and receiving buffer areas can be aligned at different boundaries, forcing packet re-alignment through memory-to-memory copies.

**Network access overhead:** Torus/tree packet reads into aligned memory take about 204 CPU cycles. Packet writes can take between 50 and 100 cycles, depending on the whether the packet is being sent from cache or main memory.


**CPU streaming memory bandwidth** is another constraint of the machine. For MPI purposes we are interested mostly in the bandwidth for accessing large contiguous memory buffers. These accesses are typically handled by prefetch buffers in the L2 cache, resulting in a bandwidth of about 4.3 bytes/cycle.

We note that the available bandwidth of main memory and the torus and tree network are in the same order of magnitude. Performing memory copies on this machine to get data into/from the torus results in reduced performance. It is imperative that network communication be zero-copy wherever possible.

**Inter-core cache coherency:** The two processors in a node are not cache coherent. Software must take great care to insure that coherency is correctly handled in software. Coherency handled at the granularity of the CPUs' L1 cache lines: 32 bytes. Therefore, data structures shared by the CPUs should be aligned at 32-byte boundaries to avoid coherency problems.

#### 4 Architecture of BlueGene/L MPI

The BlueGene/L MPI is an optimized port of the MPICH2 [1] library, an MPI library designed with scalability and portability in mind. Figure 1 shows two components of the MPICH2 architecture: message passing and process management. MPI process management in BlueGene/L is implemented using system software services. We do not discuss this aspect of MPICH2 further in this paper.



**Fig. 1.** BlueGene/L MPI software architecture.

The upper layers of the message passing functionality are implemented by MPICH2 code. MPICH2 provides the implementation of point-to-point messages, intrinsic and user defined datatypes, communicators, and collective operations, and interfaces with the lower layers of the implementation through the Abstract Device Interface version 3 (ADI3) layer [9]. The ADI3 layer consists of a set of data structures and functions that need to be provided by the implementation. In BlueGene/L, the ADI3 layer is implemented using the BlueGene/L Message Layer, which in turn uses the BlueGene/L Packet Layer.

**The ADI layer** is described in terms of MPI requests (messages) and functions to send, receive, and manipulate these requests. The BlueGene/L implementation of ADI3 is called `bgl_torus`. It implements MPI requests in terms of Message Layer messages, assigning one message to every MPI request. Message Layer messages operate through callbacks. Messages corresponding to send requests are posted in a send queue. When a message transmission is finished, a callback is used to inform the sender. Correspondingly, there are callbacks on the receive side to signal the arrival of new messages. Those callbacks perform matching of incoming Message Layer messages to the list of MPI posted and unexpected requests.

**The BlueGene/L Message Layer** is an active message system [8, 11, 14, 15] that implements the transport of arbitrary-sized messages between compute nodes using the torus network. It can also broadcast data, using special torus packets that are deposited on every node along the route they take. The message layer breaks messages into fixed-size packets and uses the packet layer to send and receive the individual packets. At the destination, the Message Layer is responsible for reassembling the packets, which may arrive out of order, back into a message.

The message layer addresses nodes using the equivalent of `MPI_COMM_WORLD` ranks. Internally, it translates these ranks into physical torus  $x, y, z$  coordinates, that are used by the Packet Layer. The mapping of ranks to torus coordinates is programmable by the user, and can be used to optimize application performance by choosing a mapping that support the logical communication topology of the application.


**The Packet Layer** is a very thin stateless layer of software that simplifies access to the BlueGene/L network hardware. It provides functions to read and write the torus/tree hardware, as well as to poll the state of the network. Torus packets typically consist of 240 bytes of payload and 16 bytes of header information. Tree packets consist of 256 bytes of data and a separate 32-bit header. To help the Message Layer implement zero-copy messaging protocols, the packet layer provides convenience functions that allow software to “peek” at the header of an incoming packet without incurring the expense of unloading the whole packet from the network.

## 5 Message layer architecture


Figure 2 shows the structural and functional composition of the message layer. It is divided into three main categories - basic functional support, point-to-point communication primitives (or protocols) and collective communication primitives. The base layer acts as a support infrastructure for the implementation of all the communication protocols.

**Initialization:** The message layer takes full control of a number of hardware resources in the BlueGene/L system - namely all the torus hardware FIFOs. The message layer is not equipped to share these objects; therefore there should never be two message layer objects instantiated in the same process.

Initialization is a fairly complicated process. It initializes all state machines, the rank mapping subsystem and decides the operating mode (virtual node mode, heater mode or coprocessor mode) based on input from the caller.



**Fig. 2.** Structural composition of the message layer



**Fig. 3.** Message layer progress engine

The message layer may decide during the initialization phase that the current processor is not needed for the computational effort, based on a user option that specifies the number of processors the application is being run on. In this case, message layer initialization calls `exit` instead of returning.

**Advance loop:** The message layer's basic operating mode is polling. There are performance related reasons for this. Although the torus (and tree) hardware support interrupt driven operation, handling a hardware interrupt would cost the processor about  $10^3$  cycles of overhead.

The price for polling based operation is that the system needs to be able to predict when to expect an incoming message and poll for it. This works out in standard MPI operations like `MPI_Send` and `MPI_Recv` which are issued in synchrony in most well-behaved applications. However, the MPI-2 standard also has one-sided communication primitives that require no help from the passive party. We plan to add interrupt-driven operation to the message layer in order to support one-sided operations.

Figure 3 shows the architecture of the message layer progress engine and connection manager. For each peer of a node, send and receive queues are maintained. The progress sends data from the send queues and processes incoming packets by dispatching a handler for each of these.

In coprocessor mode there are two advance loops in the system, one for each processor. The advance loops service mutually exclusive sets of torus FIFOs. The network hardware allows simultaneous access to the two sets of FIFOs without compromising performance.


In virtual node mode the advance loop also services an additional pair of *virtual FIFOs* destined for communication between the two processors in the same node.

**Mapping:** We realized fairly early that on a machine like BlueGene/L the correct mapping of MPI applications to the torus network could be a critical factor in maintaining application performance and scaling. Figure 4 compares the scaling characteristics of



the NAS parallel benchmark [7, 10, 6] BT on BlueGene/L when mapped onto a mesh naively or optimally.

The message layer, like MPI, has a notion of process ranks, ranging between 0 and  $N - 1$  where  $N$  is the number of processes participating. Message layer ranks are the same as the `COMM_WORLD` ranks in MPI. The message layer allows *arbitrary* mapping of torus coordinates to ranks. This mapping can be specified via an input file listing the torus coordinates of each process in increasing rank order, as shown in Figure 5.



**Fig. 4.** Comparison of NAS BT benchmark (class B) scaling characteristics when mapped onto the BlueGene/L torus naively vs. optimally.

0	0	0	0
1	0	0	0
0	1	0	0
1	1	0	0
0	0	1	0
1	0	1	0
0	1	1	0
1	1	1	0

**Fig. 5.** An example mapping file, describing a possible mapping of 8 ranks onto a  $2 \times 2 \times 2$  mesh. Torus coordinates are described as quadruplets of  $x \times y \times z \times t$ , where  $t$  is the processor ID and is non-zero only in virtual node mode.

The default rank to torus coordinate mapping is called `XYZT`, and corresponds to the lexical ordering of  $(x, y, z)$  triplets (in coprocessor/heater mode) or  $(x, y, z, t)$  quadruplets (in virtual node mode, with  $t$  representing the processor ID in each processor of a compute node).

While every processor in a partition is initialized, the user has the option of specifying a maximum number of processors to participate in the computation. Any processors that are mapped to a rank larger than this maximum will call `exit` during the mapping phase, and thus not return from initialization.

### 5.1 Coprocessor mode support

To support the concurrent operation of the two non-cache-coherent processors in a compute node, the message layer allows the use of the second processor both as a communication coprocessor and as a computation coprocessor. The message layer provides a non-L1-cached, and hence coherent, area of the memory to coordinate the two processors. This memory is called the *scratchpad*. The main processor supplies a pool of work units to be executed by the coprocessor. Work units can be *permanent*, executed whenever the coprocessor is idle, or *transient* functions, executed once and then removed from the pool. An example of a permanent function would be the one that uses the coprocessor to help with the *rendezvous* protocol. To start a transient function, one

invokes the `co_start` function provided by the message layer. The main processor waits for the completion of the work unit by invoking the `co_join` function.

The coprocessor can also help with communication tasks. One of the permanent work units is a communication thread that runs all the time. Administrative data for messages received by the coprocessor is held in the scratchpad. Messages processed by the coprocessor are always aligned at cache line boundaries, and at the end of the reception the two processors cooperatively enforce coherency in software.

## 5.2 Virtual node mode support

The kernel in the compute nodes also supports a virtual node mode of operation for the machine. In this mode the kernel runs two separate processes in each compute node. Node resources (primarily the memory and the torus network) are evenly split between both processes. In virtual node mode, an application can use both processors in a node simply by doubling its number of tasks, without having to explicitly handle cache coherence issues. The now distinct tasks running in the two CPUs of a compute node have to communicate to each other. We have solved this problem by implementing a virtual torus device, serviced by a virtual packet layer, in the scratchpad memory. Virtual FIFOs make portions of the scratchpad look like a send FIFO to one of the processors and a receive FIFO to the other. Access to the virtual FIFOs is mediated with help from the hardware lockboxes. Code for scratchpad setup is the same for both coprocessor mode and virtual node mode.


Virtual node doubles the number of tasks in the message layer; it also introduces a refinement in the addressing of tasks. As already shown in Figure 5, instead of being addressed with a triplet  $(x, y, z)$  denoting the torus coordinates, tasks are addressed with quadruplets  $(x, y, z, t)$  where  $t$  is the processor ID (0 or 1) in the current node. In coprocessor mode  $t$  is always 0.

## 5.3 Packet layer primitives

The message layer needs to perform three functions to function correctly: it needs to check the status of the hardware FIFOs, and it needs to inject and extract packets from the FIFOs. As will be seen later, one of the most critical performance limitations of the message layer is the number of CPU cycles spent handling each individual network packet. The absolute limits of packet read/write times are about 100 CPU cycles for writes and 204 CPU cycles for reads. The larger read overhead is caused by a combination of relatively large read latency and a limitation of the PPC 440 processor causing it to stall after 4 consecutive reads from the network hardware.

The best way to keep packet processing times low is to avoid additional memory copies in the software stack. Thus, an outgoing packet should be sent directly from the send buffer; an incoming packet should be read directly into its final destination. Both of these are nontrivial to achieve.

We dispensed with additional memory copies during packet reads by using *partial packets*. Instead of reading a whole packet into a temporary buffer and then copying the payload portion to the actual destination, the message layer uses reads out only the packet header and calls a *packet handler* based on the contents of the header. The packet



**Fig. 6.** Comparison of packet realignment techniques: standard receive + `memcpy` vs. read-and-realign without intermediary storage.

handler gets the header and a handler function to read the rest of the packet. Thus the bulk of the packet is copied out directly into the desired destination with no intervening memory buffers, allowing for better packet processing times.

Another restriction of the network hardware is that the memory buffers used for packet transfers have to be aligned to quad word boundaries. The alignment restriction is caused by the double floating point load and store instructions used to access the network devices. If the user specifies non-aligned memory buffers, additionally memory copies are needed to realign the packet data.

We have discovered that we can use a portion of the 204 cycles spent reading a packet from the network to perform an in-memory realignment of the already available data. Thus we effectively overlap the network read and the realignment copy. Figure 6 shows the savings in cycles to read a packet achieved by this technique when compared to the standard read-and-copy method.

#### 5.4 Posting messages

In order to make the implementation of MPI possible, the message layer supports message ordering even while running on network hardware that doesn't preserve packet order. The message layer provides enough flexibility to meet the needs of MPI semantic correctness without compromising efficiency.

One of the ways in which packet order can be enforced is called *FIFO pinning*, i.e. ensuring that packets going to the same destination are always posted to the same FIFO. FIFO pinning assigns packets to FIFOs based on the packet's expected direction of travel. This technique can actually contribute to better performance when multiple messages are sent at the same time, because opportunistic assignment of FIFOs can lead to links being starved when all FIFOs are full with packets going in other directions.

The message layer is also able to restrict messages traveling to the same destination to being sent one at a time. To ensure that messages are delivered in the correct order one must enforce both FIFO pinning and send order. This is extremely useful for e.g. the *eager* protocol which relies on ordering. Other messages, e.g. the data packets in the rendezvous protocol, may be posted without any ordering restrictions.

### 5.5 Non-contiguous data delivery

The message layer is able to handle arbitrary collections of data, including non-contiguous data descriptors described by MPICH2 *data loops*. The Message Layer incorporates a number of complex data packetizers and unpacketizers that satisfy the multiple requirements of 16-byte aligned access to the torus, arbitrary data layouts, and zero-copy operations.

## 6 Point-to-point Protocols in the message layer

The ultimate goal of point-to-point primitives in the message layer is to support an efficient implementation of MPI. For this reason, there is a range of point-to-point message transmission primitives available in the message layer, each suited for a different message sizes and having different latency and bandwidth characteristics. Some protocols, like the one-packet protocol, are limited as far as maximum message size, but provide extremely good latency; the rendezvous protocol, by contrast, works for any message size but provides poor latency. The BlueGene/L MPI implementation uses all these protocols depending on communication requirements. A discussion of the specifics of the MPI implementation is beyond the scope of this paper; however, the names of the message layer point-to-point primitives should give a good indication of their intended purpose in the MPI implementation.

All point-to-point messaging primitives share the same design philosophy. Namely, all primitives are non-blocking and results of user actions are announced through callbacks registered by the user.

In order to send a message, the user of the message layer needs to have access to the send buffer as well as memory for the message state (the latter can be allocated by asking the message layer to provide the memory). The user initializes the message state and attaches the send buffer, and then posts the message by calling a form of the `post` method in the message layer. The user is also responsible for providing the name of the callback function to be called at the end of the send process.

At the receiving end an incoming message is noted by calling the `recvnew` callback previously registered by the user. In the callback the user is responsible for providing memory both for the message data structure as well as for the receive buffer, and the name of the `recvdone` callback which will be invoked when the receive is complete.

The message layer completion semantics are local: the `senddone` callback is called when the send buffer can be reused, but not guarantees are made about the state of reception at the receiver. The `recvdone` callback is called when the receive buffer is ready to be used by the user. The user is forbidden to touch the send/receive buffer until the `senddone/recvdone` callback is called.

Point-to-point messaging is implemented with the help of a number of *packetizers* and *unpacketizers*. These are functions that prepare BlueGene/L network packets from the send buffer and piece the packets together into the another buffer at the receiving end. The packetizers support both contiguous and non-contiguous user buffers. Because packets on the network can arrive out of order, the unpacketizer has to be able to deal with packets of the same message arriving in any sequence.

## 6.1 The eager protocol

The eager protocol is one of the simplest both in terms of programmer's interface and implementation. It guarantees ordered delivery of messages by enforcing by both FIFO pinning and post send order. All eager protocol packets are sent using deterministic routing, so that the packets themselves arrive in order at the receiver. This means that unpacking the eager protocol is extremely simple, with a running counter keeping track of the message offset both at the sender and the receiver.

The programmer's interface for the eager protocol consists of constructor functions to initialize eager messages and the three callbacks `recvnew`, `recvdone` and `senddone`.

In addition to the send buffer, every eager message also transmits a fixed size memory buffer that may contain message metadata. The contents of this buffer is opaque to the message layer; in the BlueGene/L MPI implementation we use it to transmit MPI matching information, such as the sender's MPI rank, the message tag and the context identifier.

## 6.2 The one-packet protocol

The one packet protocol is a simplified version of the eager protocol for cases when the send buffer fits into a single packet. The one packet protocol saves overhead costs by virtue of a very simple packetizer. The programmer's API is also simpler than eager message's, because there is no need for the `recvdone` callback. The `recvnew` callback carries with it a temporary message buffer, and it is the user's responsibility to copy its contents before the callback returns.

## 6.3 The rendezvous protocol

Both the one-packet and eager protocols suffer from two major deficiencies. First, data packets are deterministically routed to retain ordering, resulting in inefficient use of the torus network. Second, the eager and one-packet protocols are unable make use of the coprocessor for packet delivery.

The rendezvous protocol fixes both these problems. The only packet sent via deterministic route is the initial "scout" packet that essentially asks permission from the receiver to send data. The receiver returns an acknowledgment, followed by the data transfer from the sender.

In our current implementation of the rendezvous protocol the burden of message reception can be carried by the coprocessor, subject to availability, cache coherency and alignment constraints. Thus, the receiver's coprocessor is able to handle any packets carrying contiguous data aligned at cache line boundaries (in order to avoid false sharing at cache line boundaries). This improves the efficiency of simultaneous message exchanges with multiple neighbors.

The unpacking of rendezvous protocol packets is somewhat more complicated than that of eager packets. The packets can arrive out of order. We chose a solution in which the sender and receiver exchange the absolute address of the receive buffer before any data is sent; thus each packet is addressed directly to a particular memory address in the

receiver. Thus, all the unpacketizer has to do is copy each incoming packet to the specified memory address, count the packets until the required amount of data has shown in. This makes for streamlined handling of packet reception, again improving the efficiency of multiple neighbor exchanges.

#### 6.4 The adaptive eager protocol

The adaptive eager protocol is a version of the eager protocol that uses **no** deterministically routed packets. Instead it solves the message ordering problem by sending a confirmation packet every time the first packet of a new message is received. The sender can only start sending the next message after it has received confirmation that at least one packet of the previous message has been seen by the receiver. This technique ensures that the receiver sees the first packet of each message in order, although it does not guarantee the order of message completion either at the sender or receiver.

The obvious drawback of this solution is that there is a mandatory waiting time of at least one network round trip between subsequent message sends. This is not an issue if messages to the same node are sent infrequently - such as in a chaotic communication pattern, where nodes talk to many other nodes - because it is likely that by the time the next message is ready to be sent the previous message has been acknowledged by the receiver.

We believe that the adaptive eager protocol will become more important as the BlueGene/L machine scales beyond 20,000 processors, and the number of nodes that are relatively far apart grows. On a large network deterministically sent eager messages are more likely to cause traffic hotspots. The adaptive eager protocol will be in position to solve that problem.

### 7 MPI collective operation support in the message layer

It is typical of an MPI implementation to implement collective communication in terms of point-to-point messages. This is certainly the case for MPICH2, the framework used by BlueGene/L MPI. But on the BlueGene/L platform the default collective implementations of MPICH2 suffer from low performance, for at least three reasons:

- The MPICH2 collectives are written with a crossbar-type network in mind, and not for special network topologies like the BlueGene/L torus network. Thus the default implementation more often than not suffers from poor mapping (see Section 5).
- Point-to-point messaging in BlueGene/L MPI has a high messaging overhead, due to the relative slowness of the CPU when compared to the network speed. Thus, implementing e.g. MPI broadcast in terms of a series of point-to-point messages will result in poor behavior at short message sizes, where overhead dominates the execution time of the collective.
- Some of the network hardware's performance-enhancing properties are hidden when using only standard point-to-point messaging. A good example of this is the use of the *deposit bit*, a feature of the network hardware that lets packets be "deposited" on every node they touch on the way to the destination.

Our work on collective communication in the message layer has just begun. We have message layer based implementations of `MPI_Bcast` and `MPI_Alltoall[v]`. The broadcast implementation benefits from all three factors we have enumerated - it has lower overhead, is torus/mesh aware and uses the special deposit bit sends provided by network hardware. The alltoall implementation is somewhat immature - although it benefits from lower overhead it has a lower target bandwidth because it uses a type of packet with fewer payload bytes. Our short term future plans include implementations of `MPI_Barrier` and `MPI_Allgatherv` as well as `MPI_Allreduce`. Our primary focus is on these primitives because they are in demand by the people doing applications tuning on BlueGene/L today. In particular, broadcast, allgather and barrier are heavily used by the ubiquitous HPL benchmark that determines the TOP500 placement of BlueGene/L.

## 8 Performance analysis

In this section we discuss the performance characteristics of the MPI library. We first present microbenchmark results that analyze different aspects of our current MPI implementation. We compare different message passing protocols. We present result comparing processor effectiveness in coprocessor mode as well as virtual node mode. Finally, we analyze BlueGene/L-specific implementations of common collectives.

For measuring performance we used various microbenchmarks, written both on top of the message layer as well as using MPI as a driver for the message layer. These are some of the same benchmarks we actually used to tune the message layer and MPI. We consider these benchmarks to be extremely useful in pinpointing performance deficiencies of the message layer (and therefore, of MPI).

For our evaluation, we had several systems available, made of both first and second generation chips. The final runs presented in this paper were, however, all made on second generation chips running at 700 MHz. Most of our micro-benchmark runs were made on 32 node systems. Scalability studies were performed on systems consisting of up to 512 nodes.


### 8.1 Point-to-point message latency

Figure 7 shows the half-roundtrip latency of 1-byte messages sent with all of the four point-to-point protocols. Latencies were measured with message layer and MPI versions Dave Turner's `mpipong` program [13]. Unsurprisingly, the one-packet protocol has the lowest overhead, about 1600 cycles. The highest overhead by far belongs to the rendezvous protocol, with the two eager variants in the middle of the range. When measured from within MPI, the latency numbers increase drastically due to the additional software overhead. All measurements are shown both in cycles and in  $\mu s$ , assuming a 700 MHz clock speed.

MPI adds about 750 cycles of overhead in the case of the one-packet protocol, and more than 1300 cycles in the case of the eager protocol; in the case of the adaptive eager protocol MPI overhead also measures the time required to get the next token from the receiver; hence MPI time more than doubles compared to the message layer's timing.

Protocol name	msglayer		MPI	
	cycles	$\mu s$	cycles	$\mu s$
one-packet	1600	2.29	2350	3.35
eager	2700	3.86	4000	5.71
adaptive eager	3300	4.71	11000	15.71
rendezvous	12000	17.14	17500	25.0

**Fig. 7.** Roundtrip latency comparison of all protocols



**Fig. 8.** Roundtrip latency as a function of Manhattan distance

**Latency as a function of Manhattan distance:** Figure 8 shows  $\frac{1}{2}$ -roundtrip latency as a function of the Manhattan distance between the sender and the receiver in the torus. The figure shows a clear linear dependency, with about 90 ns of additional latency added for every hop. Latency is measured in microseconds on a 700 MHz system.

## 8.2 Point-to-point message bandwidth


Figure 9(a) shows the available bandwidth measured with MPI on a single bidirectional link of the machine (both sending and receiving). The figure shows both the raw bandwidth limit of the machine running at 700 MHz ( $2links \times 175 = 350$  MBytes/s) and the net bandwidth limit ( $\eta \times 2 \times 175 = 310$  MBytes/s), as well as the measured bandwidth as a function of message size. With the relatively low message processing overhead of the MPI eager protocol, high bandwidth is reached even for relatively short messages:  $\frac{1}{2}$  bandwidth is reached for messages of about 1 KByte.

**A comparison of point-to-point messaging protocols:** Figures 9 (b), (c), (d) and (e) compare the multi-link performance of the eager, adaptive eager and rendezvous protocols, the latter with and without the help of the coprocessor. We can observe the number of simultaneous active connections that a node can keep up with. This is determined by the amount of time spent by the processor handling each individual packet belonging to a message; when the processor cannot handle the incoming/outgoing traffic the network backs up.

In the case of the eager and rendezvous protocols, without the coprocessor's help, the main processor is able to handle two bidirectional links simultaneously. The adaptive eager protocol, which is the least optimized at the moment, cannot even handle two links. In any case, when network traffic increases the processor becomes a bottleneck, as shown by Figures 9 (b), (c) and (d).

Figure 9 (e) shows the effect of the coprocessor helping out in the rendezvous protocol: MPI is able to handle the simultaneous traffic of more than three bidirectional links in this case.






**Fig. 9.** Comparing multi-link bandwidth performance of MPI protocols.

### 8.3 Coprocessor mode vs. virtual node mode

Figure 10 shows a comparison of per-task performance in coprocessor and virtual node modes. We ran a subset of the class B NAS parallel benchmarks [6] on a 32-compute node subsystem of the 512-node BG/L prototype. We used 25 (for BT and SP) or 32 (for the other benchmarks) MPI tasks in coprocessor mode, and 64 (for all benchmarks) MPI tasks in virtual node mode.



**Fig. 10.** Comparison of per-node performance in coprocessor and virtual node mode.

Ideally, per-task performance in virtual node mode would be equal to that in coprocessor mode, resulting in a net doubling of total performance (because of the doubling of tasks executing). However, because of the sharing of node resources – including the L3 cache, memory bandwidth, and communication networks – individual processor efficiency degrades between 2-20%, resulting in less than ideal performance results. Nevertheless, the improvement warrants the use of virtual node mode for these classes of computation-intensive codes.


#### 8.4 Optimized MPI broadcast on the torus

In this section we compare the performance of three implementations of `MPI_Bcast`. The baseline for our comparison is the default implementation of `MPI_Bcast` in MPICH2. We compare this with a mesh-aware implementation of broadcast using point-to-point MPI messages. Finally, we have a mesh-aware implementation of broadcast directly in the message layer, this one using the torus network hardware’s deposit bit feature.


The standard MPICH2 implementation of `MPI_Bcast` builds a binary tree of nodes (regardless of their position in the mesh/torus) to do the broadcast. Since the tree is imperfectly mapped onto the mesh, with multiple branches of the tree covering the same physical links, the algorithm has a low effective bandwidth.

The mesh-aware broadcast (both MPI based and message layer based) implementation has a target bandwidth that depends on the dimensionality of the mesh. In a line broadcast the expected bandwidth is the equivalent of a single link, or  $175 \times \eta = 155$  MBytes/s; if the line is connected into a torus, the expected bandwidth is  $2 \times 155 = 310$  MBytes/s. On a 2D mesh, the expected bandwidth is also 310 MBytes/s; on a 2D torus, bandwidth rises to the equivalent of four links, or 700 MBytes/s, although at that point the processors become the bottlenecks and limit bandwidth.

Figure 11 shows the principle of a 2D mesh broadcast. The message is cut into two roughly equal pieces which are then routed over non-overlapping subsections of the torus network. Any single torus link cannot be involved in routing more than one of the pieces of the broadcast, or else that link becomes a bottleneck.



**Fig. 11.** Depiction of 2D mesh-aware broadcast algorithm on a  $4 \times 4$  mesh. The message is broken into two parts which are then broadcast using mutually exclusive sets of links.



**Fig. 12.** Performance comparison of broadcast implementations

Figure 12 compares the performance of the three broadcast implementations mentioned earlier, measured on a  $4 \times 4$  mesh.

The standard MPI broadcast tops out at about 60 MBytes/s, less than half of a single link's bandwidth. The mesh-aware MPI based implementation reaches a little better than one link worth of bandwidth (200 MBytes/s), but only for very large ( $> 200$  KBytes) messages. By comparison message layer based implementation reaches the theoretical maximum, 308 MBytes/s or 2 links worth of bandwidth, and performance climbs relatively steeply even with small message sizes. In order to better show short message behavior the horizontal axis in this Figure is logarithmic.


### 8.5 Optimized MPI alltoall[v] on the torus

Figure 13 compares the performance of three implementations of `MPI_Alltoall`. The baseline is again the unmodified MPICH2 implementation, which (as the figure shows) switches strategy at the message size of about 100 KBytes. The strategy for short messages is to post all sends and all receives at once, followed by a giant `MPI_Waitall` to collect results. The long message strategy sequentially posts pairs of sends and receives between pairs of hosts. The long message strategy yields poor bandwidth on the BlueGene/L torus.


The second implementation of `MPI_Alltoall` replicates the small-message behavior of the default implementation for all message sizes. The performance curve closely overlaps the baseline implementation for small messages, but does not degrade when message size increases: instead it reaches about 84% of the theoretical peak or large messages.

The third implementation is message layer based. This is a fairly immature implementation. It uses a packet type that has a smaller per-packet payload (only 224 Bytes of each 256 Byte packet). This accounts for the smaller absolute bandwidth achieved by the algorithm. Note, however, that the message layer-based algorithm outperforms the MPI-based algorithms when the message sizes are small. We expect that absolute per-

formance of the message layer based algorithm will improve with further optimization efforts.



**Fig. 13.** Comparison of MPI\_Alltoall implementations



**Fig. 14.** Tree-based MPI broadcast and allreduce: measured bandwidth

## 8.6 Using the tree network

As mentioned in Section 3, the tree network supports collective operations, including broadcast and reduction. The MPI library currently uses the tree network to implement broadcast and integer reduce and allreduce operations on the MPI\_COMM\_WORLD communicator. Tree-based reduction of floating-point numbers is under development.

Figure 14 shows the measured bandwidth of tree-based MPI broadcast and allreduce measured on the 512-node prototype. Broadcast bandwidth is essentially independent of message size, and hits the theoretical maximum of  $0.96 \times 350 = 336$  Mbytes/s. Allreduce bandwidth is somewhat lower, encumbered by the software overhead of re-broadcasting the result.

## 9 Conclusions

The BlueGene/L supercomputer represents a new level of scalability in massively parallel computers. Given the large number of nodes, each with its own private memory, we need an efficient implementation of message passing services, particularly in the form of an MPI library, to support application programmers effectively. The BlueGene/L architecture provides a variety of features that can be exploited in an MPI implementation, including the torus and tree networks and the two processors in a compute node.

This paper reports on the architecture of our MPI implementation and also presents initial performance results. Starting with MPICH2 as a basis, we provided an implementation that uses the tree and the torus networks efficiently and that has two modes of operation for leveraging the two processors in a node. Key to our approach was the

definition of a BlueGene/L message layer, that directly maps to the hardware features of the machine. The performance results show that different message protocols exhibit different performance behaviors, with each protocol being better for a different class of messages. They also show that the coprocessor mode of operation provides the best communication bandwidth, whereas the virtual node mode can be very effective for computation intensive codes represented by the NAS Parallel Benchmarks.

Our MPI library is already being used by various application programmers at IBM and LLNL, and those applications are demonstrating very good performance and scalability in BlueGene/L. Other application-level communication libraries, which would be implemented using the BlueGene/L message layer, are also being considered for the machine. The lessons learned on this prototype will guide us as we move to larger and larger machine configurations.

## References

1. The MPICH and MPICH2 homepage. <http://www-unix.mcs.anl.gov/mpi/mpich>.
2. N. R. Adiga et al. An overview of the BlueGene/L supercomputer. In *SC2002 – High Performance Networking and Computing*, Baltimore, MD, November 2002.
3. G. Almási, C. Archer, J. G. C. nos, M. Gupta, X. Martorell, J. E. Moreira, W. Gropp, S. Rus, and B. Toonen. MPI on BlueGene/L: Designing an Efficient General Purpose Messaging Solution for a Large Cellular System. *Lecture Notes in Computer Science*. Springer-Verlag, September 2003.
4. G. Almási, R. Bellofatto, J. Brunheroto, C. Caşcaval, J. G. C. nos, L. Ceze, P. Crumley, C. Erway, J. Gagliano, D. Lieber, X. Martorell, J. E. Moreira, A. Sanomiya, and K. Strauss. An overview of the BlueGene/L system software organization. In *Proceedings of Euro-Par 2003 Conference*, *Lecture Notes in Computer Science*, Klagenfurt, Austria, August 2003. Springer-Verlag.
5. G. Almasi et al. Cellular supercomputing with system-on-a-chip. In *IEEE International Solid-state Circuits Conference ISSCC*, 2001.
6. D. Bailey, T. Harris, W. Saphir, R. van der Wijngaart, A. Woo, and M. Yarrow. **The NAS Parallel Benchmarks 2.0**. Technical Report NAS-95-020, NASA Ames Research Center, December 1995.
7. D. H. Bailey, E. Barszcz, J. T. Barton, D. S. Browning, R. L. Carter, D. Dagum, R. A. Fatoohi, P. O. Frederickson, T. A. Lasinski, R. S. Schreiber, H. D. Simon, V. Venkatakrishnan, and S. K. Weeratunga. The NAS Parallel Benchmarks. *The International Journal of Supercomputer Applications*, 5(3):63–73, Fall 1991.
8. G. Chiola and G. Ciaccio. Gamma: a low cost network of workstations based on active messages. In *Proc. Euromicro PDP'97, London, UK, January 1997, IEEE Computer Society*, 1997.
9. W. Gropp, E. Lusk, D. Ashton, R. Ross, R. Thakur, and B. Toonen. MPICH Abstract Device Interface Version 3.4 Reference Manual: Draft of May 20, 2003. <http://www-unix.mcs.anl.gov/mpi/mpich/adi3/adi3man.pdf>.
10. NAS Parallel Benchmarks. <http://www.nas.nasa.gov/Software/NPB>.
11. S. Pakin, M. Lauria, and A. Chien. High performance messaging on workstations: Illinois Fast Messages (FM) for Myrinet. In *Supercomputing '95, San Diego, CA, December 1995*, 1995.

12. M. Snir, S. Otto, S. Huss-Lederman, D. Walker, and J. Dongarra. *MPI - The Complete Reference, second edition*. The MIT Press, 2000.
13. D. Turner, A. Oline, X. Chen, and T. Benjegerdes. Integrating new capabilities into NetPIPE. Lecture Notes in Computer Science. Springer-Verlag, September 2003.
14. T. von Eicken, A. Basu, V. Buch, and W. Vogels. U-net: A user-level network interface for parallel and distributed computing. In *Proceedings of the 15th ACM Symposium on Operating Systems Principles, Copper Mountain, Colorado*, December 1995.
15. T. von Eicken, D. E. Culler, S. C. Goldstein, and K. E. Schauser. Active Messages: a mechanism for integrated communication and computation. In *Proceedings of the 19th International Symposium on Computer Architecture*, May 1992.